ORDER NO. EDCD 83-001

Service Manual

Personal Computer

JR-200U

Specifications

CPU: MN1800A (equivalent to 6802)

Memory: 16K ROM (BASIC)

32K RAM

2K Video RAM 2K Character RAM

Keyboard:

Mode: Sub CPU Transfer

Key: 63 Keys

Display Interface:

Mode: RGB Sync Separation

Composite Video System RF Modulation (Ch-3 and 4)

Screen: 24 Lines by 32 Columns

Color: 8 Colors

Graphic: 64 by 48 Dot Matrix

Character Configuration:

Alphanumeric: 95 Characters
Graphic Symbols: 64 Characters
Other Symbols: 17 Characters

User's Definition: 64 Characters

Music: A compass of 5 octaves allows

performance of melody consisting

triad cords

Cassette Interface: 600/2400 BAUD Rate Changeable

Printer Interface: Centronics Standard

Joystick Interface: Two Sockets

Program Language:

JR-BASIC5.0 and Machine Language

Constants:

Decimal: 10⁻³⁹ to 10⁻³⁸ and 0

Hexadecimal: \$0 to \$FFFF

Power Source: AC 120 V±10%, 50/60 Hz

Power Consumption: 8 W max.

Dimensions: W: 2-3/16" (56 mm)

D: 13-7/10" (348 mm) H: 8-1/5" (208 mm)

Weight: Approx. 5-1/16 lbs. (2-3 kg)

Accessory: RF Cables, Recording Cable and

Antenna Selector



General Instructions

- Refer to the Operating Instruction for operation and BASIC language.
- To check the performance, please use the Diagnostic Program.
- Do not use thinner, benzine or alcohol to clean the cabinet.
- Use a silicone treated cloth or a cloth dampened with a gentle cleaning liquid that will not damage the cabinet.

Specifications are subject to change without notice.

Panasonic_®

Matsushita Engineering and Service Company Division of Matsushita Electric Corporation of America 50 Meadowland Parkway, Secaucus, New Jersey 07094 Panasonic Hawaii, Inc. 91-238 Kauhi St. Ewa Beach. P.O.Box 774 Honolulu, Hawaii 96808-0774

Matsushita Electric of Canada Limited 5700 Ambler Drive, Mississauga, Ontario, L4W 2T3 Panasonic Sales Company, Division of Matsushita Electric of Puerto Rico, Inc. Ave., 65 De Infanteria, KM 9.7 Victoria Industrial Park Carolina, Puerto Rico 00630

Panasonic Tokyo Matsushita Electric Industrial Co., Ltd. 1-2, 1-chome, Shibakoen, Minato-ku, Tokyo 105, Japan

Table or contain

			10.75			•	ayc
1.	Diagnostic Progra	ms					1
••	1 1	RAM Test Program					1
		DOME TO STATE OF THE STATE OF T					1
	1.2.	ROM Test Program					
	1.3.	Function Check Program		• • • • •			2
•	Diagle Diagram			 .			17
2.	Block Diagraili .						
3.	Signal Code Table		• • • •				18
	3.1.	Address Bus Signals					18
	3.2.	Data Bus Signals					18
		Sub CPU		•		_	18
	3.3.	Sub CPU			· · · · · ·	• •	10
	3.4.	External Bus		• • • • •			19
	3.5.	Printer Interface					19
_							
4.	Memory Map					• •	20
5.	Schematic Diagra	m		• • • • •	• • • • •	• •	21
	5.1.	Power Supply and Keyboard					21
	5.2.	Main P.C.B					23
6.	Parts Location .		• • • • •	• • • • •			24
	6.1.	Main P.C.B				٠.	24
	e 2	Keyboard		. 			25
	0.2.	Power Supply			•		25
7.	Waveforms						26
	7 4	Power-on Reset Timing		. 			26
		D. C. Thatas					26
	7.2.	Basic Timing	• • • •			• •	26
	7.3.						26
	7.4.	CRTC Basic Timing					27
	7.5.	Chito Synchronizing rinning	• • • •				20
	7.6.	Keyboard Scanning					
8.	Circuit Descripti	ons					29
٠.	8.1.	Basic Timing Generator					29
							20
	8.2.						20
	8.3.	Dynamic RAM				• • •	- 33
	8.4.	ROM					35
	8.5.	Video Refresh RAM					. 37
	8.6.	Character Generator RAM					. 38
		CRT Controller and Video Interface					39
	8.7.	CR Controller and video interface				· · ·	. 53
	8.8.	I/O Interface (PIA)	• • • •				. 51
	8.9.	Interrupt Control					. 58
•	Character Code						. 60
9.	Character Code	Display Code Table (Hexadecimal Value)		• • • • •			60
	9.1.	Display Code Table (nexadecimal Value)					. 00
	9.2.	Character (ASCII) Code Table (Hexadecimal Value)	• • • •				. 60
10.	Connector Pin I	lentification					. 61
	10.1	. Display Connector					. 61
	10.1	. Tape Recorder Connector					61
	10.2	. Tape necoluer connector				- '	21
	10.3	Printer Connector				• • •	. 01
	10.4	. Joystick Connector				• • •	62
	10.5	External Bus Connector					· 62
	10.6	RS-232C Connector (Optional)					. 63
11.	LSI & IC Pin C	pnfiguration				• •	. 64
	11.1	. MN1800A CPU	· · · ·	• • • • •			· 64
	11.3	. MN1544CJR Sub CPU					· 65
	11 4	3 MN4864CA2 (ROM 0), MN4864CB2 (ROM 1)					. 66
	11.5	. HM4864P3 RAM					. 66
	11.4	HINITOUTE ON THE CONTRACT OF T				• •	- 00
	11.5	i. HM6116P3 RAM	• • • •	• • • • •		٠.	. 67
	11.6	i. MN1271 PIA					· 67
	11 7	CRTC HD61K201F					. 69
	11 (3. TTL ICs					. 71
12.	Disassembly			• • • • •		• •	. /3
13.	Exploded View						. 74
14.	Troubleshootin	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,					. 75
	Linanieshondh						. 70
15.	-					•••	. /8
4.0	Danissament De	wto liet					. 80

1. Diagnostic Programs

The JR-200U diagnostic program consists of three programs for use in RAM, ROM, and the Function Checking.

1.1. RAM Test Program (See the program list -1.)

This program is used to detect malfunctions in the JR-200U dynamic RAM, Video RAM, and character RAM.

When a malfunction is detected an error message is displayed on the screen and processing is halted.

The RAM test program is written entirely in machine language, and can be executed only once because it will rewrite data of all RAMs. Turn the main switch off and on when you want to load another program into the JR-200U.

(1) Operation Procedure

- a. Switch the power supply ON.
- b. Use the MLOAD command to load the program from cassette.
- c. Input F=USR (\$1100) from the keyboard to run the program.
- d. The following message will appear on the screen when the RAM test is completed normally. RAM-TEST NORMAL END Ready

If a malfunction is detected, an error message indicating the number of the malfunctioning IC will be displayed on the screen and processing will be halted.

i) One of the following messages will appear on the screen when a dynamic RAM malfunctions.

D-RAM ERROR!

DEVICE = IC8

Ready

or

D-RAM ERROR!

DEVICE = IC9

Ready

or

D-RAM ERROR!

DEVICE = IC10

Ready

or

D-RAM ERROR!

DEVICE = IC11

Ready

ii) Video RAM malfunction

V-RAM ERROR!

DEVICE = IC7

Ready

iii) Character RAM malfunction

C-RAM ERROR!

DEVICE = IC6

Ready

1.2. ROM Test Program (See the program list -2.)

This program is used to detect malfunctions in the two ROMs used in the JR-200U.

When a malfunction is detected an error message is displayed on the screen and processing is halted.

The ROM test program is written entirely in machine language.

(1) Operation Procedure

- a. Switch the power supply ON.
- b. Use the MLOAD command to load the program from cassette.
- c. Input F=USR (\$1000) from the keyboard to run the program.
- The following message will appear on the screen when the ROM test is completed normally.
 ROM-TEST NORMAL END
 Ready

If a malfunction is detected, an error message indicating the number of the malfunctioning IC will be displayed on the screen and processing will be halted.

One of the following messages will appear on the screen if a ROM malfunctions.

ROM ERROR!

DEVICE = IC4

Ready

or

ROM ERROR!

DEVICE = IC5

Ready

1.3. Function Check Program (See the program lists 3 and 4.)

This program is used to check Functions of the JR-200U. It tests the following items.

- * Printer output
- * CRT color balance
- * CRT distortion
- * Semi-graphic output
- * User defined pattern output
- * Keyboard input
- * Joystick input
- * Speaker output
- * Cassette tape MSAVE, MLOAD and VERIFY

This program consists of both BASIC and machine language programs.


(1) Operation Procedure

- a. Switch the power supply ON.
- b. Use the LOAD command to load the program from cassette.
- c. Use the MLOAD command to load the machine language program from cassette.
- d. Run the program with the RUN command.
- e. Printer output test


Check that the following data is printed normally.

1234567890abcdef9hiJklmnoPqrstuvwxyz!"##%&'()=~|\(+*)<>?_@E;:],. /ABCDEFGHIJKLMNOPQRSTUVWXYZ


- f. CRT color balance test
 - i) Check that the color of the color bars appearing on the screen.



- ii) Press any key to proceed to the next test.
- g. CRT distortion test
 - i) Check that the pattern appearing on the screen is not distorted.



- ii) Press any key to proceed to the next test.
- h. Semi-graphic output test
 - i) Check that the semi-graphic pattern appearing on the screen is normal.



- ii) Press any key to proceed to the next test.
- i. User defined pattern test
 - i) Check that the user defined pattern appearing on the screen is normal.
 - ii) Test 1

Characters = White


Background = Blue

- iii) Press any key to proceed to the next test.
- iv) Test 2

Characters = Blue

Background = White


Brought to you by Vintage Volts - http://www.vintagevolts.com



Test 1: Blue Test 2: White

- v) Press any key to proceed to the next test.
- j. Keyboard input test





HIT BLINKING KEY HIT 1 KEY

- i) Press the keys indicated on the screen.
- ii) Press the SHIFT key as indicated on the screen.
- iii) Press the GRAPH and GRAPH Keys as indicated on the screen.
- iii-i) Press the GRAPH on key, and then press "X" key.
- iii-ii) Press the GRAPH on key, and then press "Z" key.
- iv) Press the CTRL+C key as indicated on the screen.


HIT CTRL+C, AND THEN HIT RETURN


GOTO 690

After pressing CRTL+C to halt processing, return to the program by inputting GOTO 690 from the keyboard.

k. Joystick input test


JOYSTICK TEST 1





THEY BIRETIONS OF THEY ERROW.

- i) Move joystick 1 as indicated on the screen.
- ii) Press the joystick switch as indicated on the screen.
- iii) Move joystick 2 as indicated on the screen.
- iv) Press the joystick switch as indicated on the screen.
- Speaker output test
 - i) The same pattern as with the color balance test will appear on the screen and music will be played from the speaker in monotones (tones are emitted by three sound sources in succession). If the music is played normally, press the BREAK key to return to the program.



- m. Use the CLS command (CTRL+1) to clear the screen.
- n. Cassette tape test
 - i) Input GOTO 1400 to start the program again.
 - ii) Connect the cassette tape recorder and press the record button.
 - iii) Press the RETURN key. (Saving)

CASSETTE TEST
Ready
MSAVE "CASSETTETEST", \$1000, \$137F
Push record
Writing CASSETTETEST
Ready
VERIFY
Push play
CASSETTETEST
Ready
Push play
Ready
Ready

HIT RETURN KEY

- iv) Rewind the cassette, press the play button, and then press the RETURN key. (Verifying)
- v) Confirm that "Ready" message appears on the screen without any error message.

(2) Processing at Error

If an error occurs during program execution, the program will stop at the step at which the error occured (only with keyboard and joystick input tests).

1.4. Program List

ist 1

Brought to you by Vintage Volts - http://wy	vw vintagevolts com

JR-200 MEMDRY DUMP V1.0	89 A B C D E F CHRACTE	1300 01 01 01 01 01 01 01 01 01 01 01 01 0	01 01 01 01 01 01 01 01 01 01 01 01 01 0	01 01 01 01 01 01 01 01 01 01 01 01 01 0	HADDR. O 1 2 3 4 5 6 7 8 9 A B C D E F CHRACTERS 1500 01 01 01 01 01 01 01 01 01 01 01 01 0
PAGE: 1	CHRACTERS	p ** ** ** ** ** ** ** ** ** ** ** ** **	CHRACTERS		CHRACTERS
JR-200 TEST PROGRAM ROM-TEST MEMORY DUMP JR-200 MEMORY DUMP VI.0	ADDR. O 1 2 3 4 5 6 7 8 9 A B C D E F	1000 OF 7E 10 50 BE 9F FF CE 20 00 BC 40 00 27 08 32 1020 A1 00 26 18 08 20 F5 8E DF FF BC 60 00 27 08 32 1020 A1 00 26 18 08 20 F5 7E 10 70 01 01 BE 35 20 02 1030 BC 57 8D 10 10 10 10 10 10 10 10 10 10 10 10 10	01 01 01 01 01 01 01 01 01 01 01 01 01 0	11100 01 01 01 01 01 01 01 01 01 01 01 0	ADDR. 0 1 2 3 4 5 7 8 9 A B C D E F 1200 01

0

က
ist

JR-200 TEST PROGRAM

..............

CHRACTERS

PAGE : 3

0.17

DUMP

JR-200 MEMBRY

0

ADDR.

. .

.

. .

.

.............

2000000000000000

55555555555555555

22222222222222222

55555555555555555

2222222222222222

7777777777777777

2222222222222222

5555**55**55555555555

55555555555555555

CHRACTERS

٥

ADDR.

. .

I/O TEST BASIC PROGRAM

EM ************************************	D=PEEK(I); X=PEEK(I+1); Y=PEEK(I+2); S1=PEEK(I+4) L1=PEEK(I+2); X=PEEK(I+1); Y=PEEK(I+2); S2=PEEK(I+4) L1=PEEK(I+5); I=1+d+0N=PEEK(I+1); X=CHR*(N); NEXT I=1+1; I=1+1; I=1+1; I=1+1; S3=PEEK(I); I=1+d+0N=PEEK(I+1); I=1+2 N=PEEK(I); P\$=CHR*(N); IF L1=1 THEN 3FO FOR J=1 TO L1-1; N=PEEK(I+1); I=1+2 N=PEEK(I); P\$=CHR*(N); IF L2=1 THEN 3FO FOR J=1 TO L2-1; N=PEEK(I+1); I=1+2 N=PEEK(I); P\$=CHR*(N); IF L2=1 THEN 3FO I=1+1; S3=PEEK(I); P\$=CHR*(N); NEXT I=1+1; S3=PEEK(I); P\$=CHR*(N); NEXT I=1+1; S3=PEEK(I); P\$=CHR*(N); NEXT I=1+1; S3=PEEK(I); P\$=CHR*(N); P\$=CH
---	--

.

222222222222222222

22222222222222222

2222222222222222

2222222222222222

22222222222222222

22222222222222222

55555555555555555

2022222222222222

22222222222222222

1700 1710 1720 1720 1730 1740 1760 1760 1760 1760 1760 1760 1760

. ERROR !.

CHRACTERS

ROM TEST NORMAL

888

FFF848

F8F848

F888888

F 2 2 0 4 8

F 4 2 8 # 8

#82888 88888

T 0 4 4 0 0

#82220 88228 8828 8828 88228 88228 88228 88228 88228 88228 88228 88228 88228 88228 8828 86

F 4 2 4 4 0

T 4 4 7 9 0 0

#48888

748884

1800 1810 1820 1830 1840

0

ADDR.

END

```
FOR 3=1 TO 400; NEXT; GDTD 3270
                                                                                                                                                                                                                                                                                                                                                                                                                    N=7: C=0
                                                       LOCATE
                                                                                                         3220
3320
3310
3320
3320
3320
3320
3410
3410
3410
3440
3440
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            3485
3485
3490
3500
3510
3520
3530
3530
3550
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            3560
3570
3580
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    REM ** CASSETTE TEST **

POKE *CAGO, O:COLOR 7, O.O:CLS:LOCATE 8, 3:PRINT "CASSETTE TEST":POKE $28, O
LOCATE 0,5:PRINT "NGAVE "CAGSETTETEST" $1000, $137F'

COLOR 0,10:PRINT "VERIFY ":LOCATE 7,20:COLOR 7,0:PRINT "HIT ";

COLOR 0,7:PRINT "RETURN";:COLOR 7,0:PRINT " KEY":LOCATE 0,3:END

REM ** JOYSTICK TEST **
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     AS=CHR$($21)+CHR$($23)+CHR$($408,$4782)

A$=CHR$($21)+CHR$($23)+CHR$($10)+CHR$($10)+CHR$($10)+CHR$($22)+CHR$($24)

B$=CHR$($21)+CHR$($22)+CHR$($27)+CHR$($10)+CHR$($10)+CHR$($10)+CHR$($10)

B$=B$+CHR$($10)+CHR$($20)+CHR$($20)+CHR$($20)+CHR$($10)+CHR$($10)+CHR$($10)

B$=B$+CHR$($10)+CHR$($10)+CHR$($20)+CHR$($20)+CHR$($20)+CHR$($20)

C$=CHR$($20)+CHR$($20)+CHR$($21)+CHR$($20)+CHR$($20)
                                                                             CLSILDCATE 0,21CDLOR 7,0,01PRINT "HIT "HICDLOR 0,71PRINT "CTRL+C";
CDLOR 7,01PRINT ", AND THEN HIT ";
CDLOR 0,71PRINT "RETURN";1CDLOR 7,01PRINT " KEY"
LDCATE 0,91PRINT GOTO 690"
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         CLS: LOCATE 9, 3: PRINT "USER PATTERN TEST"; FOR 1=1 TO 400; NEXT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           CLS:LOCATE 7,3:PRINT "SENIGRAPHICS TEST"; FOR I=1 TO 400:NEXT F=USR(#6327)
                                                                                                                                                                                                                                                                                                                                                                                                                  REM ** LINE TEST **
CLS:LOCATE 10,3:PRINT "LINE TEST":FOR I=1 TO 400:NEXT:CLS
                                                                                                                                                                                                                                                                            CLS:LOCATE 9,3:PRINT "COLOR TEST":FOR I=1 TO 400:NEXT POKE #CAOO,1:F=USR(#61F3)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        G=USR(#61F3)
TEMPO 50:PLAY "B",*5000,*5300,*5600:PDKE *CA00,1
IF PEEK(*30)=0 THEN PLAY "B",*5000,*5300,*5600
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             CLS:LOCATE 10,3:PRINT "PRINTER TEST"
LPRINT "1234567890abcdefghijklmnopgrstuvwyz";
LPRINT '!"#$%%';"'()=~!'(+*)<>?_@[;1],"/";
LPRINT "ABCDEFGHIJKLMNOPGRSTUVWXYZ";RETURN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               REM ** COLOR & SPEAKER TEST **
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         POKE #30,0;POKE #31,0;RETURN
REM ** PRINTER TEST **
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        *
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              0 PICK K:IF K=0 THEN 1030
0 PICK K:IF K<>0 THEN 1040
0 F=USR(#6.34#,0,#0)
0 PICK K:IF K=0 THEN 1060
0 PICK K:IF K<>0 THEN 1050
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                REM ** USER PATTERN TEST
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 PICK AIF A=0 THEN 1120
PICK EIF E<>0 THEN 1140
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     REM ** SEMIGRAPHICS TEST
PICK WITH WAYS THEN 620
                                                                                                                                                                                                                                                                                                                              PICK KIIF K=0 THEN 730
PICK KIIF K<>0 THEN 740
POKE #CA00,01RETURN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            PICK KIIF K=0 THEN 830
PICK KIIF K<>0 THEN 840
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                PICK KIIF K=0 THEN 930
PICK KIIF K<>0 THEN 940
                                                                                                                                                                                                                                                 REM ** COLOR TEST **
                              1F I<#4761 THEN 280
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     F=UBR($6348,0, $FF)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                         F=USR(#6270)
                                                       COLOR 7,0,0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              GDTD 1120
                                                                                                                                                                                                                           GOTO 30
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         RETURN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         RETURN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       RETURN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         1010
1020
10020
10020
10050
10060
11060
11100
11100
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
11110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
1110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
110
```

4
ist

3NF-200 TEST PROBRAM		6 7 8 9 8 7 9 9 6 8 7	OF O	44 08 44 67 C0 00 00 7E
1/O TEST MEMORY DUMP 5 6 7 8 9 A B C D E F 5 8 7 8 9 A B C D E F 5 8 7 8 9 A B C D E F 5 8 7 8 9 A B C D E F 5 8 7 8 9 A B C D E F 6 8 7 8 9 A B C D E F 6 8 8 2 0 C 3 D E 2 D C 3 D 2 O 3 D 6 8 4 1 4 0 D 2 O 2 D 2 O 2 D 2 O 3 D 7 10 10 10 10 10 10 10 10 10 10 10 10 10			J. RAM I5- !! 71. LZ = # 4. L5- 5"-9 = # 8. L5- 5"-9 = # 8. LZ = # 8. LZ = # 8. LZ = # 15- 7"-9 = # 15- 7"-9 = # 15- 7"-9 = # 15- 7"-9 = # RETURN # = 3 1.70 9. 74 PRETURN # = 3 1.70 9. 74 PRETURN # = 3 1.70 9. 74 9. 90 9.	
	I/O DUMP V1.(1234567 89 A B C D E	44 01 FF 20 52 41 4D 20 B4 D7 2D 20 21 21 FF 20 BE B2 BD 20 20 20 20 20 20 20 30 30 30 30 30 30 30 30 30 30 30 30 30	1 2 3 4 5 6 7 8 9 A B C D E 00 00 00 00 00 00 00 00 00 00 00 00 00

PAGE - 4	CHRACTERS		CHRACTERS		CHRACTERS
	89 4 8 6 0 E F	0 0	8 9 A B C D E F	18 00 18 00 18 00 18 10 18 10 18 10 18 10 18 10 30 00 18 14 14 15 10 00 00 18 14 14 15 10 00 00 00 18 14 14 15 10 00 00 00 00 00 00 00 00 00 00 00 00	8 9 A B C D E F 30 19 18 00 48 00 30 00 60 00 60 00 20 19 03 00 50 00 48 00 18 00 24 14 50 00 42 00 16 00 30 00 60 14 60 00 20 00 03 00 60 14 60 00 20 00 03 00 50 00 48 11 18 00 24 00 50 00 22 00 02 00 40 80 50 00 18 13 22 00 02 00 60 00 00 00 00 00 00 70 00 00 00 00 00 00 70 00 00 00 00 00 11 70 00 00 00 00 11 70 00 00 00 00 11 70 00 00 00 11 70 00 00 00 11 70 00 00 00 11 70 00 00 00 11 70 00 00 00 11 70 00 00 00 11 70 00 00 00 11 70 00 00 00 11 70 00 00 00 11 70 00 00 00 11 70 00 00 00 11 70 00 11
JR-200 MEMBRY DUMP V1.0	ADDR. 0 1 2 3 4 5 6 7	4F00 0	ADDR. 0 1 2 3 4 5 6 7	5000 30 00 18 00 18 00 F0 29 5010 24 00 0C 18 18 00 18 00 5020 18 10 18 00 00 18 16 18 00 5030 18 10 18 00 30 18 00 5040 24 00 0C 18 18 00 30 19 5050 18 10 18 00 18 00 5050 18 00 30 00 18 10 5070 30 00 30 00 18 00 5080 18 10 18 00 18 00 5090 18 10 18 00 18 00 5090 18 10 18 10 18 00 5000 18 18 18 18 00 18 00 5000 18 18 18 18 00 18 00 5000 30 00 18 18 18 30 00 18 00 5000 30 00 18 18 18 30 00 18 00 5000 30 00 18 18 18 30 00 18 00 5000 30 00 18 18 18 30 00 18 00 5000 30 00 18 18 18 30 00 18 00 5000 30 00 18 18 18 18 00 50 00 50 00	ADDR. 0 1 2 3 4 5 6 7 5100 18 0 18 0 18 0 30 00 30 00 30 00 30 00 30 00 16
PAGE : 5	CHRACTERS		CHRACTERS		CHRACTERS
	89 4 18 13 18 15		89 A B C D E F		# 000000000000000000000000000000000000
JR-200 MEMBRY DUMP V1.0	ADDR. 0 1 2 3 4 5 6 7	4ECO	ADDR. 0 1 2 3 4 5 6 7	4D00 00 00 00 00 00 00 00 00 00 00 00 00	## EBO 00 00 00 00 00 00 00 00 00 00 00 00 00

	F CHRACTERE	00000000000000000000000000000000000000	F CHRACTERS	00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	CHRACTERS	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
JR-200 MEMDRY DUMP V1.0	АДДК. О 1234567 В 9 А В С Д Е Р	02 00 22 00 02 13 30 00 30 00 00 H 33 00 00 00 00 00 00 00 00 00 00 00 00	ADDR. 0 1234567 89A B C D E F	5600 30 018 00 18 00 18 00 18 00 18 00 18 00 18 00 18 00 19 18 00 19 18 00 19 19 18 00 19 18 00 19 18 00 19 18 00 18 00 19 19 18 00 19 19 18 00 19 19 18 00 18 00 18 17 18 00 18 00 18 00 18 00 18 00 18 00 18 00 18 00 18 00 18 00 18 00 18 00 18 00 18 00 18 18 00 18 18 00 18 18 00 18 18 00 18 18 00 18 18 00	ADDR. 0 1 2 3 4 5 6 7 8 9 A B C D E F	5700 18 16 18 00 30 00 30 14 30 00 18 00 48 12 30 00 18 00 5710 30 00 30 00 18 00 18 00 60 00 48 00 18 00 50 00 30 00 5721 30 00 30 00 24 14 00 00 60 00 00 18 30 00 18
PAGE 1 7	CHRACTERS	.0	CHRACTERS		CHRACTERS	
JR-200 MEMDRY DUMP V1.0	ADDR. 0 1 2 3 4 5 6 7 8 9 A B C D E F	5220 02 02 20 22 00 02 00 00 00 00 00 00	ADDR, O 1 2 3 4 5 6 7 8 9 A B C D E F	5300 30 00 18 29 18 00 F0 00 18 00 18 00 18 00 18 00 5310 24 00 0C 00 18 19 18 00 18 00 18 17 30 00 18 00 55320 18 16 30 0 18 17 30 00 18 17 30 00 18 00 55330 24 00 0C 01 18 19 18 00 30 00 30 14 30 00 18 18 00 55340 24 00 0C 01 18 19 18 00 30 00 18 17 30 00 18 00 18 10 55350 18 16 30 00 18 17 18 00 18 17 30 00 18 17 30 00 18 00 55350 18 16 30 00 30 00 30 00 30 00 30 00 18 00 18 10 00 18 14 2D 00 03 00 18 10 18 00 18 14 2D 00 03 00 18 18 00 18 00 18 14 2D 00 03 00 18 18 00 18 00 18 19 00 18 00 18 19 00 18 00 18 10 18 00 18 10 00 18 00 18 18 00 18 10 00 18 00 18 18 00 18 10 00 18 00 18 18 00 18 00 18 10 18 00 18 10 18 00 18 10 18 00 18 00 18 10 18 00 18 10 18 10 18 00 18 10 18 10 18 00 18 10 18 10 18 00 18 10 18	ADDR. 0 1 2 3 4 5 6 7 8 9 A B C D E F	5400 18 00 18 00 30 19 30 00 18 16 48 00 30 00 5410 30 00 5410 30 00 30 18 00 18 00 18 00 18 00 18 14 18 00 5420 24 00 00 00 00 00 00 00 00 00 00 00 00 00
				10		

	Brought	to y	you by Vintage Volts - http://	www.vintagevolts.com
PAGE: 10	CHRACTERS	CHRACTERS		CHRACTERS
	B 9 A B C D E F F F F F F F F F F F F F F F F F F	894800 EF	00000000000000000000000000000000000000	B 9 A B C D E F 04 05 05 05 05 07 07 07 04 06 05 07 05 07 07 07 07 04 07 05 07 06 01 07
JR-200 MEMBRY DUMP V1.0	ABDR. O 1 2 3 4 5 6 7 7 7 8 8 9 9 7 8 9 9 9 9 9 9 9 9 9 9 9	ADDR. 0 1 2 3 4 5 6 7	5500 00 00 00 00 00 00 00 00 00 00 00 00	ADDR. 0 1 2 3 4 5 6 7 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5
	٥٠:::::::::	•	1 :	מומוק מומומומומומומומו ב
PAGE: 9	CHRACTERS	CHRACTERS		CHRACTERS
	B 7 B B C D B C D B C D B C D B C D D B C D D C D C	8 9 A B C D E F	BE BE BE B1 B0 BE BE B2 20 20 20 20 20 20 20 20 20 20 20 20 20	B 9 P B C D E E E E D E E E D E E E D E E E D E E E D E E E D E E E D E E E D E E D E E D E E D E E D E E D E E D E E D E
JR-200 MEMBRY DUMP V1.0	ADDR. 0 1 2 3 4 5 6 7 5 8 7 5 8 7 5 8 7 5 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	ADDR. 0 1 2 3 4 5 6 7	5900 2	ADDR. 0 1 2 3 4 5 6 7 5400 00 00 00 00 00 00 00 00 00 00 00 00

PAGE : 12	8 9 A B C D E F CHRA 01	CE CI CO 86 BE A/99 A B C D E	A7 00 08 BC C4 00 24 CE C5 00 FF 68 40 A7 42 B7 68 44 B6 68 45 37 FE 68 40 A7 68 B 68 35 54 03 7C 68 40 B 70 05 FF 68 40 B7 68 05 FF 68 40 B7 68 05 FF 68 40 B7 68 06 FF 68 46 A6 02 E6 07 FF 68 46 A6 02 E6 08 67 00 B7 00 B7 09 FF 68 46 A6 02 E6 08 67 00 B7 09 FF 68 46 A6 02 E6 09 FF 68 46 B6 00 A7 00 09 FF 68 48 B7 00 09 FF 68 48 B8 02 47 03 09 FF 68 48 B7 00 09 FF 68 48 FF 68	26 E6 86 90 A7 00 FE 68 16 16 16 16 16 16 16 16 16 16 16 16 16
JR-200 MEMBRY DUMP V1.0	0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	1 2 3 4 5	08 BC C2 BO 26 FB B6 5F 4F CE CB 00 FF 68 A7 01 A7 02 A7 03 FF 20 5B 46 44 20 DB B6 B6 48 44 20 DB B6 B7 68 44 89 99 B1 48 01 01 01 01 01 01 CB 78 68 47 68 47 CE 00 26 FB 7F 68 47 CE B7 68 48 F7 68 47 CE B7 68 48 88 6 F0 A7 E7 F1 68 48 B9 C7 0 A7 E7 F1 68 A8 B9 C7 0 A7 E7 F1 68 B9 C7 0 A7 E7 F1 68 A8 B9 C7 0 A7 E7 F1 68	4300 86 94 A7 00 5C F1 68 49 6320 96 4530 97 80 80 80 80 80 80 87 64 46 6320 94 530 94 87 00 5C F1 68 46 6320 94 87 00 98 8C C4 00 6320 95 95 97 97 97 97 97 97 97 97 97 97 97 97 97
PAGE : 11	CHRACTERS ***********************************	CHRACTERS		CHARDIERS
	10 B6 CB 00 B4 01 B7 CB FF B D E FF B D T B CB FF B B D T B E FF B B D T B FF B B D T B B D T B B D T B B D T B B D T B B D T B B D T B D	01 01 01 01 01 01 9 A B C D E	PF 78 46 64 64 64 64 64 64 64 64 64 64 64 64	01 01 01 01 01 01 01 01 01 01 01 01 01 0
JR-200 MEMBRY DUMP VI.O	ADDR. 0 1 2 3 4 5 6 7 SECO 00 87 78 4C 86 66 A8 27 SECO 06 C C 06 66 CE 66 B FF SECO 06 C C 06 66 CE 66 B B FF SECO 06 C C C 66 CE 66 B B FF SECO 06 C C C 66 CE 66 B B FF SECO 06 C C C 66 CE 66 B B FF SECO 06 C C C 66 CE 66 B B FF SECO 07 07 15 B S B 18 EE 78 52 SECO 01 58 58 18 EE 78 52 SECO 01 58 58 18 EE 78 52 SECO 01 58 58 18 EE 78 52 SECO 07 66 C C 08 FF 78 SECO 07 66 C C C 08 FF 78 SECO 07 66 C C C C C C C C C C C C C C C C C C	DF FA 38 01 01 01 01 01 01 01 01 01 01 01 01 01	E 6 50 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	6000 01 01 01 01 01 01 01 01 01 01 01 01

PAGE : 13	CHRACTERS	**************************************	
	ட	0F020202022222	;
	ш	4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	;
	Ω	8 H 2 H H 2 C C C C C C C C C C C C C C C	;
	۵	000000000000000000000000000000000000000	;
	ф	688 688 600 600 600 600 600 600 600 600	5
	Œ	##3##2000000000000000000000000000000000	5
	0	600000000000000000000000000000000000000	;
	œ	88 F 0 8 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	;
0	^	000000000000000000000000000000000000000	;
٧1.0	40	# 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	,
Ξ	ın	23 E E E E E E E E E E E E E E E E E E E	;
ឝ	4	000000000000000000000000000000000000000	5
Ď.	m	00000000000000000000000000000000000000	;
Έ	N	00000000000000000000000000000000000000	5
8		8847F888 20000000000000000000000000000000000	5
JR-200 MEMBRY DUMP	0	000000000000000000000000000000000000000	;
.,	ADDR.	64400 64430 64430 64430 64440 64460 64480 64480 64480 64480 64480 64480 64480 64480	ř

COMPOSITE MONITOR TAPE
TRECORDER TV (RF out) ☐ RGB MONITOR PRINTER → MODEM/ Coupler Joy stick EXT SP COMPOSITE MONITOR 1/F RGB MONITOR I/F RF MONITOR I/F (RF Modulator) KEY BOARD (63 keys) RS-232-C I/F (OPTION) PRINTER I/F **AUDIO 1/F** CMT I/F CLK OSC 14.31818MHz CRT CONTROLLER (HD61K201F) KEY BOARD I/F (SUB CPU MN1544CJR) ABO ~ ABIO PIA (MN1271) ē Phase Clock Ø2 Phase Clock Ø1 080~087 DB0~DB7 A0 ~ A4 ABO~ABIO Address Bus Controller 82 Ø CPU (MN1800A) DB0~087 20~00 Data Bus Controller Data ABO ~ ABIO ABO~ABIO , DBO ~ DB7 7080~DB7 DB0~DB7 DB0~DB7 ,DB0~DB7 A8~AI3 AO ~ AIS VRAM 2KB (6116 (150ns) × 1) RAM 32KB (4864 (200ns) x 4) CRAM 2KB (6116 (150ns) x 1) ROM 16KB (2764(250ns) x 2) EXTERNAL BUS CONNECTOR

2. Block Diagram

3. Signal Code Table

3.1. Address Bus Singals

Signal Code		Direction		Function
A0 to A15	CPU	R M C	CRTC ROM MEMORY ADDRESS CONTROLLER ADDRESS BUS CONTROLLER	CPU Address bus signal. (16 bits)
AB0 to AB10	CRTC		RAM	CRTC Address bus signal for CRT display. (AB0 to AB10)
	CRTC		IEMORY ADDRESS ONTROLLER	CRTC Address bus signal for Memory RAS—only refresh. (AB0 to AB6)
	ADDRESS BUS CONTROLLER -	CI	RAM RAM EMORY ADDRESS ONTROLLER	CPU Address bus signal controlled by 0_2 S signal. (AB0 to AB10)
MA0 to MA7	MEMORY ADDRESS CONTROLLER	- DI	RAM	8 bits Address bus signal.
E0, E1	CRTC -		EMORY ADDRESS ONTROLLER	2 bits external Address bus signal created by CRTC for Memory controll.

3.2. Data Bus Singals

Signal Code		Direction		Function
D0 to D7	CPU	DATA	BUS ROLLER	CPU Data bus signal. (8 bits)
DB0 to DB7	DATA BUS CONTROLLER	CRTC ROM VRAM CRAM PIA		System Data bus signal. (8 bits)

3.3. Sub CPU

Signal Code		Direction	Function		
KST0 to KST9	SUB CPU	- KEYBOARD	Key strobe signal. (KST0 to KST7)		
			Joystick strobe signal. (KST8, KST9)		
KINO to KIN7	KEYBOARD JOYSTICK	SUB CPU	Key-in signal. (KIN0 to KIN7)		
			Joystick-on signal. (KIN0 to KIN5)		
KD0 to KD7	SUB CPU	PIA	Key Code Data signal. (8 bits)		


3.4. External Bus

Signal Code	D	Direction	Function
$\overline{E\phi_2}$	CRTC	EXTERNAL EQUIPMENT	CPU clock φ₂
EO ₂ S	CRTC	EXTERNAL EQUIPMENT	Clock for peripheral chips.
ĒR/W	CPU	EXTERNAL EQUIPMENT	CPU Read/Write signal.
VMA	CPU	EXTERNAL EQUIPMENT	Valid memory address signal.
ERESET	POWER ON RESET CIRCUIT	EXTERNAL EQUIPMENT	System reset signal.
SYSINT	PIA	EXTERNAL EQUIPMENT	System interrupt signal.
USERINT	PIA	EXTERNAL EQUIPMENT	User interrupt signal.
KILL	СРТС	EXTERNAL EQUIPMENT	ROM0 (IC5) kill signal.
DRAMSEL	CRTC -	EXTERNAL DRAM	RAM Select signal.
RAS	CRTC	EXTERNAL DRAM	RAS timing signal for DRAM.
TCAS	CRTC	EXTERNAL DRAM	CAS timing signal for DRAM.
ADSEL	CRTC	EXTERNAL DRAM	Memory address select signal.
DRAMØ IN DRAM1 IN	CRTC	EXTERNAL DRAM	Input data signal to DRAM.
DRAMØ OUT DRAM1 OUT	CRTC	EXTERNAL DRAM	Output data signal from DRAM.

3.5. Printer Interface


Signal Code	Direction	Function		
PDATA0 to PDATA7	PIA ———	PRINTER	Data bus signal to printer	
STROBE	PIA	PRINTER	Strobe signal.	
INITIAL	PIA —	- PRINTER	PRINTER reset signal.	
BUSY	PIA -	- PRINTER	Busy signal to system.	
PSEL	PIA -	- PRINTER	PRINTER select signal.	

4. Memory Map




5. Schematic Diagram

5.1. Power Supply and Keyboard





Power Supply Block

Main P.C.B.




6.2. Keyboard






7. Waveforms

7.1. Power On Reset Timing




7.2. Basic Timing (See levels are TTL level:5 V)




7.3. Dynamic RAM R/W Timing


(1) Write Timing (All levels are TTL level:5 V)




(2) Read Timing (All levels are TTL level:5 V)





7.4. CRTC Basic Timing (All levels are TTL level:5 V)



7.5. CRTC Synchronizing Timing (All levels are TTL level:5 V)







7.6. Keyboard Scanning

	4-bit	Data		Key Scan Data (decoded data)									
D	С	В	Α	KST0	KST1	KST2				KST6		KST8	KST9
0	0	0	0	0	1	1	1	1	1	1	1	1	1
0	0	0	1	1	0	1	1	1	1	1	1	1	1
0	0	1	0	1	1	0	1	1	1	1	1	1	1
0	0	1	1	1	1	1	0	1	1	1	1	1	1
0	1	0	0	1	1	1	1	0	1	1	1	1	1
0.	1	0	1	1	1	1	1	1	0	1	1	1	1
0	1	1	0	1	1	1	1	1	1	0	_ <u>-</u>	1	1
0	1	1	1	1	1	1	1	1	1	1	0	1	1
1	0	0	0	1	1	1	1	1	1	1	1	0	1
1	0	0	1	1	1	1	1	1	1	1	1	1	0

8. Circuit Descriptions (See the waveforms 7.2.)


8.1. Basic Timing Generator.

Timing for the JR-200U is provided by the basic timing generator composed of a crystal oscillator and CRT controller (CRTC: 80-pin flat package).

TCLK is the crystal oscillator frequency with a middle frequency of 14.31818 MHz (four times the burst frequency in the NTSC system).

 ϕ_1 and ϕ_2 are two-phase clocks required by the CPU. ϕ_2 S is a clock required by the peripheral LSI. The ϕ_2 and ϕ_2 S signals are similar, but the latter is required because the phases of ϕ_1 and ϕ_2 change when reading from or writing into the dynamic RAM. *1 (Details are described in paragraph 18-3, Dynamic RAM)

*1 Because hardware timers are operated from ϕ_2 S as the standard clock, correct timer values cannot be obtained if the phase of the standard clock changes.




8.2. CPU

An MN18A00 (1.5 MHz version) is used as the CPU.

The CPU is synchronized by clocks ϕ_1 , ϕ_2 , and ϕ_2 S from the basic timing generator. The repetition frequency of ϕ_2 S is approximately 1.34 MHz, but its pulse width is approximately 0.28 μ s, so a 1.5 MHz CPU is used, providing some tolerance.

(1) Reset Operation at Power-on

A reset signal is generated to operate the CPU properly from its starting address and initialize the system when power is turned on.




(2) Address Bus Signal Control

The video refresh memory (VRAM) and character pattern memory (CRAM) are used by the CPU and CRT controller.

In the JR-200U, the CPU and CRT controller time-share the VRAM and CRAM.

CPU address bus signals are output only at ϕ_2 S timing so the address bus must be controlled to open other timing to the CRT controller.



As shown in the timing chart, CPU addresses (A0 to A15) are sent to the controlled address bus (AB0 to (AB10) at ϕ_2 S periods only, and held in the pending state during other periods.

(3) Data Bus Signal Control

Like address bus signals, data bus signals are used by the CPU only at ϕ_2 S timing, and those at other times are sent to the CRT controller.


This is done by controlling the bus transceiver (74LS245) with ϕ_2 S and read/write signals.

(4) Read/write Signal Control

The VRAM and CRAM may use the same device with continuous timing from the CPU and CRT controller.

In this case, CPU read/write signals are input into the VRAM and CRAM <u>after</u> control signals to prevent malfunction at the change of timing while writing from the CPU.

This control circuit is included in the CRTC.




(Note) R/W VRAM - Read/write signals to VRAM and CRAM.

(5) Device-select Signal Generation

Device-select signals are generated to select devices allocated on the memory map. In the JR-200U, these signals are included in the CRTC functions to reduce the quantity of elements.

Address signal				Address signal						T
A15	A14	A13	A12	A11	A10	A9	VMA	Signal name	Address space	Application
0	0	*	*	*	*	*	1	CAS0	0~S3FFF	
0	1	*	*	*	*	*	1	CAS1	S4000~S7FFF	Dynamic RAM
1	1	0	0	0	*	*	1	CSVRAM	SC000~SC7FFF	VRAM
1	1	0	1	0	*	*	1	CSCRAM	SD000~SD7FF	CRAM
1	1	0	0	1	0	0	1	CS I/O	SC800~SC9FF	I/O Chip (MN1271)
1	1	0	0	1	1	0	1		SCA00~SCBFF	CRTC

(Note) For CSVRAM and CSCRAM, address select signals are output even at the timing used by the CRT controller.



8.3. Dynamic RAM

The main storage in the JR-200U uses 64-kilobit dynamic RAMs. They are used to reduce the quantity of elements.


For efficient memory use in byte lengths, parallel-to-series and series-to-parallel conversions are made at write and read respectively using two 64-kilobit dynamic RAMs for a capacity of 16 kilobytes.

(1) Write Operation (See the waveforms 7.3(1)).

- W1, W2: Data bus signals are divided into upper and lower segments of 4 bits each, which are latched in two shift registers.
- W3: The lower 8 bits (AB0 to AB7) of an address bus signal are input to the memory address to send RAM signals.
- W4: Address bus signals (A8 to A13) and external addresses (EA0, EA1) are input to the memory address, and the shift register lower bits are written upon input of CAS signals.
- W5: The external address is advanced by one and the shift register is shifted by a bit.
- W6: The same operation as W4 is performed.
 W7: The same operation as W5 is performed.
 W8: The same operation as W4 is performed.
- W9: The same operation as W5 is performed.
- W10: The same operation as W4 is performed.
- W11: The write operation is complete.

(2) Read Operation

- R1: The lower 8 bits of address bus signals are input to the memory address to send RAS signals.
- R2: Address bus signals (A8 to A13) and external addresses (EA0, EA1) are input to the memory address, and CAS signals are input to store the output data of the memory in the shift registers.
- R3: The external address is advanced by one and the shift register is shifted by a bit.
- R4: The same operation as R2 is performed.
- R5: The same operation as R3 is performed.
- R6: The same operation as R2 is performed.
- R7: The same operation as R3 is performed.
- R8: The same operation as R2 is performed.
- R9: The contents of the shift registers are arranged in the same two 4-bit groups as those latched at the time of a write operation, and the 4 bits from each of the two registers are output to the data bus.
- R10: The read operation is complete.




8.4. ROM

The ROM has a capacity of 16 kilobytes, being composed of two 8-kilobyte mask ROMs.

A BASIC interpreter and an I/O control routine are included in the ROM.


[ROM Memory Map]



Chip select signals for ROM0 and ROM1 are output to the ROM from the CRTC. The CRTC also controls the ROM as follows:


[KILL signal]

When the four-pin (KILL) input to the CRTC is at ground level, a chip select signal (CSROM0) for ROM0 is not output even if the CPU accesses addresses \$A000 to \$BFFF. ROM0 includes a BASIC interpreter, which can override calls to ROMO as when floppy disk BASIC is used.




8.5. Video Refresh RAM

The VRAM employs a 2-kilobyte static RAM.



The VRAM is divided into four areas, as shown in the memory map. Details are described in the CRT controller paragraph.



The chip select signal (CSVRAM) and read/write signal (R/W VRAM) for the VRAM are output from the CRTC.


8.6. Character Generator RAM

The CRAM employs a 2-kilobyte static RAM.


A ROM is usually used for this function, but the JR-200U uses a RAM because it provides faster access.

When power is turned on the CPU through the I/O interface, reads the character patterns contained in the internal ROM of the sub-CPU (MN1544 CJR) and stores them in the CRAM.

[CRAM Memory Map]




The chip select signal (CSVRAM) and read/write signal (R/W VRAM) for the CRAM are output from the CTRC.



8.7. CRT Controller and Video Interface

(1) Basic Operations of the CRT Controller

a. Screen formation



Screen Formation

The screen of the JR-200U shown in the figure is formed by:

Character formation

8 x 8 dots

Number of characters

32 characters (per line)

x 24 lines

The CRT displays 32 characters per line, using eight horizontal lines. The effective 256 (8x32) dots in a horizontal line are controlled by the dot clock (Tdot = 7.15909 MHz), and character timing (TCHR) is generated every eight dots to control the characters. The lines are controlled by the counter that counts every eight horizontal lines.

b. Display character and character pattern control

The controller has two kinds of information, character information and color information (attribute), in the video refresh memory (VRAM), and character pattern information in the character pattern memory (CRAM), displaying color-controlled characters on the CRT. Memory addresses in the display code area of the VRAM are allocated corresponding to display positions on the screen.

Brought to you by Vintage Volts - http://www.vintagevolts.com

(column)

		0	1	31
	0	\$C100	\$C101	\$C11F
(line)	1	\$C120	\$C121	\$C13F
(II)				
	23	\$C3E1	\$C3E1	\$C3FF

[Display Position on Screen and Display Code Area of VRAM]

The data in this area is a character code used in BASIC in the normal display mode (normal mode).

Color information is stored in the attribute area. Memory addresses in this attribute area, like those in the display code area, are allocated corresponding to display positions on the screen.


The data in address \$C100 in the display code area is displayed on the screen according to that of address \$C500.

(column)

		0	1	31
	0	\$C500	\$C501	\$C51F
(line)	1	\$C520	\$C521	\$C53F
Ξ				
	23	\$C7E0	\$C7E1	\$C7FF

[Display Position on Screen and Attribute Area of VRAM]

Contents of Attribute



Color Specification

	G	R	В
Black	0	0	0
Blue	0	0	1
Red	0	1	0
Violet	0	1	1
Green	1	0	0
Light blue	1	0	1
Yellow	1	1	0
White	1	1	1

Mode Specification


M1	MO	Mode
0	0	Normal display mode
0	1	User-defined display mode
1	0	Semi-graphic display mode

(Note) Inverted display is performed, exchanging character color specification with background color specification, by software.

If the mode in the attribute area corresponding to the display position on the screen is specified as the normal mode, the CRAM data is read out because display patterns are obtained from the display code area. (The data in the display code area and those indicating the positions of eight horizontal lines are read out as the addresses of the CRAM.)

The CRAM pattern data, CRAM, attribute character color information if the CRAM bit is 1 and background color information if 0, are output to the CRT while being shifted in bits by the dot timing.

[Character Display Flow in Normal Display Mode]



c. User-defined pattern display [M1=0, M0=1]


If the attribute area mode is specified as user-defined pattern display mode, character patterns are determined by the data in the user-defined pattern area and not by those in the CRAM.

The JR-200U allows 64 user-defined patterns.

Character codes that can be defined by users

\$20 (Space)
$$\sim$$
 \$3F (?) [\$C000 \sim \$C0FF] \$40 (@) \sim \$5F (-) [\$C400 \sim \$C4FF]

• User-defined pattern area



d. Semi-graphic display [M1=1, M0=0]

If the attribute area mode is specified as the semi-graphic display mode, character patterns are not displayed, but the four quarters of each 8x8-dot area are specified as a color and displayed according to the data in the display code area and attribute area. Each quarter is formed of 4x4 dots, and is specified in color as follows:

[Display Position on Screen]

		Co	lumn	
		0	l I	2
	0		(d2 - b2-	
		╾┼╁┼┈ ╾┼╚╟╾┼╬╫╶ ╾┼┼┼	+++ +62 - d2-	
Line	i	-++		
	2			


Brought to you by Vintage Volts - http://www.vintagevolts.com

	[Conten	Contents of VRAM Semi-graphic Display]									
	L D7	D6	D5	D4	D3	D2	DI	DO 1			
\$C100	\geq	$\geq \leq$	G	R	В	G	R	В			
+				ы			αI				
\$C101	$\geq \leq$	\times	G	R	В	G	R	В			
Ţ J.			b2 d 2								
	\ \							1			
\$C500	<u> </u>	0	G	R	В	G	R	В			
. = = = =	<u> </u>			d I			Сl				
\$C501		0	G	R	В	G	R	В			
+000.				d2			¢2				

e. Frame display

The CRT controller of the JR-200U provides for frame display.

The frame is a mono-color display around the effective screen area of 32 characters x 24 lines.



The frame is composed of a four-character space on each side and a two-line space on each end.

The frame color is displayed as the color specified by writing color data in address \$CA00.


Data	Color
0	Black
1	Blue
2	Red
3	Violet
4	Green
5	Light Blue
6	Yellow
7	White

The low-order three bits of the data written in address \$CA00 are valid, but the upper bits are ignored.

Only writing to this address is valid; reading is impossible.

(2) Video Signal Generator

The CRTC (CRT controller) of the JR-200U is composed of an exclusive LSI shown in the circuit diagram.



BURST-FLAG

−4.47µs-


1.11μs 2.22μs [CRTC Synchronizing Timing Chart]

(3) Video Signal Processor

The JR-200U has three kinds of video outputs.

a. RGB synchronizing signal separation output


This video signal is output to the connector through a buffer because the CRTC needs output circuit, buffering.




b. Composite video signal output

Because composite video signals are not generated in the CRTC, an external circuit is added to generate the signals.

Luminance signals are generated by the resistance adder from R.G.B. signals and synchronizing signals.




Luminance signals are selected so that signal R is 2 and signal G is 4 when the deviation of signal B is 1.




Color signal formation

Color signals for the eight colors should be added to the luminance signals as a phase difference to the burst signal (3.579545 MHz).




[Phase of Color Signal in NTSC System]



[Color Composite Video Signal]

The phase difference can be considered below, based on the timing chart.



When the TTL gate delay is 10 ns (TPY), a phase difference of approximately 13 degrees occurs at fo=3.579545 MHz. The counter output is used as a color signal in the NTSC system, making use of that phase difference.

The color signal selected by R.G.B. signals is added to the luminance signal by the resistance adder through the filter.

Also the burst signal, like the color signal, is added to the luminance signal by the resistance adder through the filter after BURST and AND output from the CRTC are provided. The burst signal phase-adjusts the filter circuit for the phases of color and burst signals.


When a black-and-white monitor is used, the display quality is degraded if the color signal is added. To avoid this, a switch (SW1-2) is provided to cut the color signal.

The composite signal made in the resistance adder is output to pin 3 of the connector through the emitter follower circuit and the 75-ohm series resistance.

c. RF signal

Composite video signals are output to a pin jack after modulation by the RF converter to connect the JR-200U to a home television.

Channel 3 or 4 of the television is chosen with the DIP switch (SW1-3).




[Video Interface Circuit]


CP1

8.8. I/O Interface (PIA)

The I/O interface is composed of the MN1271 and other hardware.



(1) Keyboard interface



The keyboard interface detects ON/OFF signals of keys and joysticks with the 4-bit CPU (MN1544 CJR) and sends the detection results to the main CPU through the I/O interface (MN1271).

Ten strobe signals (KST0 to KST9), for detecting the keyboard and joysticks, are made from the outputs (P30 and to P33) of the MN1544 CJR by the decoder (74LS145).

Brought to you by Vintage Volts - http://www.vintagevolts.com

2	Kayboan	Linterface	functions
a.	Nevooard	interiace	JURIOUS

Transfer of display character patterns

Transfers character patterns stored in the MN1544 when initiated by KARST signals just after power is turned on.

200

• Transfer of baud rate information

Transfers baud rate information after transferring character patterns, when introduced the CESI signals just after power is turned on.

• Transfer of key information

Transfers character codes assigned to keys when keys are depressed.

• Transfer of joystick information

Transfers joystick 1 and 2 information (each 1 byte of ON/OFF data) together with character codes.

- b. Interface signal functions
 - KSTOP signal (BREAK key detection and interrupt signal) KSTOP is an output pulse indicating that
 the BREAK key is depressed. This signal is connected to the CPU non-maskable interrupt (MINI)
 input.
 - KON signal (ON key interrupt signal)

KON is an output pulse indicating that the 4-bit CPU requires the main CPU to transfer data.

This signal is connected to P10 of the MN1271. When the signal is output, the data to be transferred is set up.

- KDATA signal (Data signal)
 KDATA is a data signal sent by the 4-bit CPU.
- KSTAT2 signal (Operation mode control status signal)
 KSTAT2 is used to specify the input information transfer system (*1) to the 4-bit CPU.
- KACK signal (Data read complete response signal)
 KACK is a response signal (pulse signal) indicating that the main CPU has received KON signals and read KDATA signals.
- KTEST signal (Key test signal)

KTEST is a signal indicating that the main CPU requires the key test result.

Processing by 4-bit CPU

- a) Key buffer data not yet sent or now being sent are all made invalid.
- b) Key and joystick information is detected and the results are transferred.
- c. Input information transfer system

The system defines the operation mode, based on which the 4-bit CPU conducts a keyboard test, by operation mode control status signals (KSTAT2). The operation mode may be BASIC mode or neutral mode. Operation mode is set by keying CTRL + Letter.

a) KSTAT2 = 0 (BASIC mode)

When CTRL + Letter is keyed in, letters or the letter code assigned to one letter key is generated.

(Example) When keys CTRL + P are depressed, the five-letter character code PRINT is generated.

b) KSTAT2 = 1 (Neutral mode)


When Letter is keyed in, the transmission code (\$10 to \$18) assigned to one letter key is generated.

(Example) When key P is depressed, character code \$10 is generated.

In this mode, the key operation is valid with letter/numeral mode and graphics mode.


d. Typical procedure

• Immediately after power is turned on.




(Note) Ordinary processing thereafter


• Ordinary key detection



• Repeat operation




• Key detection required by main CPU




e. Keyboard Matrix

	KST0 (P20)	KST1 (P21)	KST2 (P22)	KST3 (P23)	KST4 (P30)	KST5 (P31)	KST6 (P32)	KST7 (P33)
KIN7 (P53)	2	4	6	8	0	¥		SHIFT
KIN6 (P52)	w	R	Y	YI		^	DEL	SPACE
KIN5 (P51)	s	F	Н	К	;	[→	GRAPH
KIN4 (P50)	х	V	N	,	1]	↑	
KIN3 (P43)	Z	С	В	М	•		↓	
KIN2 (P42)	Α	D	G	J	L	:	←	RETURN
KIN1 (P41)	Q	E	Т	U	0	@	INS	RUBOUT
KIN0 (P40)	1	3	5	7	9		STOP	CTRL


(2) Cassette interface



Remote control is possible from the cassette interface. One of the two baud rates, 2,400 and 600 baud, can be selected with the DIP switch on the bottom of the unit.



600 Baud



Writing to cassette tape

Because the write signal is common to the transmitting data signal for the RS-232C, it is controlled by PD5. The write signal is output to the cassette tape when PD5=0.


Write signal level: approximately 50 mV (p-p)

Reading from cassette tape

The audio output of the cassette tape is input to the comparator (AN6914) through an attenuator.

The comparator has a hysteresis of approximately 0.22 V and converts the input signal to an ON/OFF signal (5 V/ground).

(3) Printer interface



The printer interface is a Centronics-compatible parallel interface.


The following two printers can be used as standard.

JR-P02U Panasonic (PSEL=0) MX-80 Epson (PSEL=1)

The printer control signals are output from the MN1271 to the connector through the buffer (74LS04) circuit. The input signals from the printer is connected to the MN1271 through the buffer (74LS04).

Refer to the specification manual for each printer for the control sequence.

(4) Audio interface



The audio interface mixes three counter (C, D, F) outputs and key detection sounds and amplifies them through the AN7117, driving a speaker.

Key detection sounds can be switched by PB6.


PB6 = 0 —— No key detection sound is generated.

PB6 = 1 —— Key detection sound is generated.

The volume provided for input to the amplifier enables if to drive the speaker at an adequate sound level.

The amplifier output is connected to the external speaker terminal, so an external speaker can be connected. In this case, the internal speaker is cut off.

8.9. Interrupt Control



The interrupt control uses the interrupt control functions of the I/O interface and MN1271.

The CPU (MN1800A) has the following two interrupt control signals:

a. Non-maskable interrupt (NMI)

A non-maskable interrupt sequence is generated in the CPU automatically at the leading-edge input of NMI signals.

b. Interrupt request (IRQ)

This signal is an input for interrupt request. The interrupt sequence is executed in the CPU if the signal is input.

When NMI and IRQ signals are received, the index register, program counter, accumulator, and condition register are stored in stacks and branched to the memory addresses of which contents are shown by the following memory addresses.

NMI \$FFFC (Upper address), \$FFFD (Lower address) IRQ \$FFF8 (Upper address), \$FFF9 (Lower address)

The IRO signal to the CPU is output from the MN1271.

The MN1271 receives interrupt requests and generates the IRQ signal to the CPU as a logical sum of them.

Interrupt requests

- a. KON signal
 Indicating that the keyboard interface has detected the ON key.
- b. SYSINT signal
 Interrupt request signal reserved by the system, for future system extension.
- c. USERINT signal
 Interrupt request signal controllable by users with extension units.
- d. Interrupt request signal generated in the MN1271
 - Timer interrupt request signal
 - Serial interface interrupt request signal

The NMI signal is connected to the KSTOP signal generated when the BREAK key is depressed.

9. Character Code

9.1. Display Code Table (Hexadecimal Value)

Upper	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
Lower 0		~	(sp)	0	@	Р	`	р		В					0	
ı		÷	!	ı	Α	Q	а	q	•							
2		α	**	2	В	R	b	r	•							
3		β	#	3	С	S	С	s	•							
4		γ	\$	4	D	Τ	d	t	*							
5		Σ	%	5	Ε	U	е	u	*							
6		θ	&	6	F	٧	f	٧	+						5	
7		围	•	7	G	W	gg	w	1							
8			(8	Н	Х	h	х	1	田						
9		田)	9	١	Υ	i	У	→						\blacksquare	
A		囙	*	:	J	Z	j	z	土						X	
В		Þ	+	;	K		k	{	(2)	日					H	<u>D</u>
С		0	•	<	L	¥	ı								田	
D		Ŧ		=	М]	m	}	回							四
E	2	0	•	>	N	^	n	_		\boxtimes						
F	π		/	?	0	_	0	(DEL)								

Note:

- 1. SP means Space.
- 2. Display and Characters respectively indicated by shaded areas are actually assigned to Japanese Characters.

9.2. Character (ASCII) Code Table (Hexadecimal Value)

Upper	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
0	NULL		(sp)	0	@	Р	`	р	Graph	日				,	0	
ļ			!	Ι	Α	Q	а	q	^							
2			**	2	В	R	b	r	•							
3	BRE AK	INS	#	3	С	S	С	s	•							
4		Graph off	\$	4	D	Т	d	t	*							
5			%	5	Ε	U	е	u	*							
6		HCO PY	&	6	F	٧	f	٧	+			-		-		
7			▼	7	G	W	g	w	1							
8	RUB OUT	CAN SEL	(8	Н	Χ	h	х	1	Ш		_				
9)	9	1	Υ	i	у	→	田					\oplus	
Α		LINS	*	:	J	Z	j	z	<u></u>						M	
В	HOME		+	,	K]	k	{	<u>(-)</u>							П
С	CLS	→	,	<	L	¥	١									•
D	RET URN	+	_	=	М]	m	}	Ы	\square						四
E		↑	•	/	N	^	n	_		\boxtimes						
F		1	/	?	0		0									\square

Note:

- 1. SP means Space.
- 2. Display and Characters respectively indicated by shaded areas are actually assigned to Japanese Characters.

10. Connector Pin Identification

10.1. Display Connector

Pin No.	Signal	I/O	Pin Connection
1	NC		
2	GND		8 7
3	Video	output	6
4	H-SYNC	output	
5	V-SYNC	output	$((\Sigma, \Sigma, \Sigma))$
6	R	output	XQX
7	G	output	5 4
8	В	output	2

10.2. Tape Recorder Connector

Pin No.	Signal	I/O	Pin Connection
1	GND		
2	GND		8
3	GND		7 6
4	REC	output	
5	MON	input	
6	REM1		
7	REM2		5′
8	GND		·-


10.3. Printer Connector

Pin No.	Signal	I/O	Pin Connection
A1	PDATA0	output	
A2	PDATA1	output	
A3	PDATA2	output	
A4	PDATA3	output	
A5	PDATA4	output	A8 A1
A6	PDATA5	output	
A7	PDATA6	output	
A8	PDATA7	output	
B1	STROBE	output	
B2	GND		B8 B1
B3	INITIAL	output	
B4	GND		
B5	BUSY	input	
В6	GND		
B7	PSEL	input	
B8	GND		

19.4. Joystick Connector

Pin No.	Signal (Joyst	oystick 1, ick 2)	1/0	Pin Connection
1	KIN0	KIN0	input	
2	KIN1	KIN1	input	1 2 3 4 5
3	KIN2	KIN2	input	i Ī i Ī i l
4	KIN3	KIN3	input	
5	+5 V	+5 V		
6	KIN4	KIN4	input	
7	KIN5	KIN5	input	++++
8	KST8	KST9	output	6 7 8 9
9	GND	GND		

10.5. External Bus Connector



10.6. RS-232C Connector (Optional)


Pin No.	Signal	1/0	Pin Connection
2	SD	output	
3	RD	input	131
4	RS	output	
5	cs	input	(000000000000)
6	DR	input	\
7	SG		
8	CD	input	
20	ER	output	2514

Other Pins are NC.

11. LSI & IC Pin Configuration

11.1. MN1800A CPU

Pin Assignments



(Viewed from above)

(1) Ground (Vss) (pins 1, 21)

(2) **HALT** (pin 2)

When this line is "H" the CPU receives and executes instructions. When it goes "L" the CPU halts processing after completion of the current instruction.

(3) Phase 1 Clock (pin 3)

The system clock $\phi 1$ is input to this pin.

(4) Interrupt Request Line (IRQ) (pin 4)

When the interrupt mask is not set and the PIA (or another external device) IRQ line goes "L", the CPU generates interrupt after completing the current instruction.

(5) Valid Memory Address (VMA) (pin 5)

This line is connected to all devices connected to the address lines from the CPU. When it is "H" it indicates that a valid address is on the address bus.

(6) Nonmaskable Interrupt (NMI) (pin 6)

This interrupt is the same as IRQ except that it cannot be masked with the "I" bit. As with IRQ, the current instruction is completed before the NMI routine is executed.

(7) Bus Available (BA) (pin 7)

This line is normally "L" to indicate that the address and data buses are under the control of the CPU. When it goes "H" the address and data buses may be used by devices other than the CPU.

(8) +5 V Power (Vcc) (pin 8, 35)

(9) Address Lines (A0 \sim A15) (pins 9 \sim 20, 22 \sim 25)

These 16 output lines are used to address devices other than the CPU.

(10) Data Lines (D0 \sim D7) (pins 26 \sim 33)

These 8 bi-directional lines are used to transfer data between the CPU and peripheral devices.

- (11) Resolve
 This size
 external

 (12) RAME
 When di

 (13) Phone 2:
 The space
- (14) Three-County County (150:) (gin 36)
 When this signal is "W" all address lines and the R/W line assume the high impedance condition and VMA
 and MA on "L".
- (15) Reset (RES) (pin 40)


 This input signal is used to start the CPU from the power down condition. The RES input must be maintained at "L" for a minimum of 8 clock cycles after voltage reaches 4.75 V. During this interval the address bus outputs the address \$FFFE.

11.2. MN1544CJR Sub CPU

_			
V ss	, \sim	40	<u> TCO</u>
P00	2	39	← — TCI
POI-	2 3	38	OSCI
P02-	4	37	OSC2
P 03-	5	36	<> P53
STO	6	35	→ P52
IRQ	7	34	 P5I
SIRO—	8	33	P50
SBY	9	32	 P43
SBD	10	31	P42
55=	11	30	P4I
-110	12	29	P40
	13	28	+ → P33
PIL	14	27	P32
P!2	15	26	P31
P13	16	25 25	P30
		24	P23
= 1	17		HLDM
P20-	18	23	
P21	19	22	1 .
P22	20	21	├ VDD

VDD	Power supply (+5 V)
VMM	RAM power supply
Vss	Power supply (GND)
OSC1, OSC2	Clock generator terminals (OSC1 is for external clock input)
SYNC	Internal cycle synchronizing signal output
IRQ	Program control interrupt input
SIRO	Maximum priority interrupt input
SBD	Serial input
SBY	Serial I/O clock input
TCI	Timer/counter input
TCO	Timer/counter output
HLDM	RAM power supply maintenance specification
RST	Reset signal input
P00~P53	Parallel i/O port
ST0, ST1	Strobe output for I/O ports P0 and P1


11.3. MN4864CA2 (ROM 0), MN4864CB2 (ROM 1)




(viewed from above)

AU~A12	Address input
00~07	Data input/output
PGM	Program input
OE	Output enable
CE	Chip enable input


11.4. HM4864P3 RAM





(viewed from above)

A0~A7	Address input
CAS	Column address strobe
Din	Data input
Dout	Data output
RAS	Row address strobe
WE	Read/Write input
Vcc	Power supply (+5 V)
Vss	GND




Brought to you by Vintage

(viewed from above)

A0~A10	Address input	
1/01~1/07	Data input/output	
WE	Read/Write input	
ŌĒ	Output enable	
CS	Chip select input	-

11.6. MN1271 PIA



(1) 8-bit Parallel Ports (PA0~PA7, PB0~PB7, PC0~PC7, PD0~PD7)

The PIA supports four 8-bit parallel ports (PA, PB, PC, PD), each port having an 8-bit data register and direction register to permit single bit input/output. The direction register is set to input with "0" and output with "1".

(2) 3-bit Parallel Port (PIO~PI2)

The 3-bit parallel port supports a mode register, a data register, and an edge detection register for level input edge detection (rising edge, falling edge), level output, and pulse output.

(3) Serial Port (SDO, SDI, ST)

This port is used for transmission and reception of serial data, data being transmitted from $SD\overline{O}$ and received at SDI. The timing clock signal required for transmission/reception is supplied to ST.

(4) Sine Wave Generation (SIN)

The 3-bit precision stepped wave generated with output under the control of the timer/counter is output from SIN.

(5) Data Bus (D0~D7)

The bi-directional data bus is used for transfer of data between the CPU and the MN1271.

(6) Timer/Counter Input/Output (TCC, TCD, TCE, TCF)

TCC, TCD: 8-bit timer/counters
TCE, TCF: 16-bit timer/counters

Frequency divided waveforms are output in the timer mode, and input pulses are counted in the event count mode. E and F support a pulse width measurement function as well.

(7) Register Select (RS0~RS4)

Five signal input pins (5 bits) for register selection.

(8) Chip Select (CS0, CS1)

Chip select signal input pins, the chip is selected when CS0 is "H" and CS1 and "L".

(9) Interrupt Request (IRQ)

Interrupt requests for registers within the PIA. OR is taken within the chip and the IRQ signal output from this pin. The \overline{IRQ} signal is active low, and may be connected with other interrupt signals in a wired OR configuration

(10) Enable (E)

The MC6800 ϕ 2 clock is normally input to this pin.

(11) Reset (RES)

A "L" signal is input to this pin to apply system reset to the chip. System reset is cleared by writing "0" into the MSB of the edge detection register.

(12) Read/Write (R/W)

The CPU reads data when this signal is "H" and write data when it is "L".


(13) Vss

Normally connected to 0 V or GND.

(14) VDD

Normally connected to +5 V.

11.7. CRTC HD61K201F



(1) Memory Control Signal Generation

RAS

RAS timing signal

TCAS

CAS timing signal

To be used after ANDing with chip select signals

ADSEL

Address select signal

Timing for switching addresses for rows and columns

DRAMO IN

Input data signal to DRAM

DRAM1 IN

"

DRAMO OUT

Output data signal from DRAM

DRAM1 OUT EA0, EA1

External address signal

R/W VRAM

Read/write signals to VRAM and CRAM

KILL

ROMO kill signal

(IC5)

If this terminal is set at low level, the system ROM becomes invalid.

(IC5)

DRAMSEL

RAM select signal (negative)

If this terminal is set at low level, the control signals are output when a 64K dynamic

RAM is used.

(EXTERNAL)

The chip select signal is input to the terminal.

(2) Device-select signal generation

Device-select signals are generated to select devices allocated on the memory map.

Signal Name	Application
CASO	for DRAM (IC8, IC10)
CAS1	for DRAM (IC9, IC11)
CSVRAM	for VRAM (IC7)
CSCRAM	for CRAM (IC6)
CS I/O	for DIA (IC17)
CSROM0	for ROM (IC5)
CSROM1	for ROM (IC4)

(3) System Clock Generation

TCLK is the crystal oscillator frequency with a middle frequency of 14.31818 MHz (four times higher than the ϕ 1 and ϕ 2 are the two-phase clocks required by the CPU.

 ϕ 2S is a clock required by peripheral LSI.

(4) CRT Control Signals Generation

a. For RGB Signal Processor

RColor (Red) SignalGColor (Green) SignalBColor (Blue) Signal

H-SYNC Horizontal Synchronizing Signal V-SYNC Vertical Synchronizing Signal

b. For Composite Signal Processor

 R
 Color (Red) Signal

 G
 Color (Green) Signal

 B
 Color (Blue) Signal

 SYNC
 Synchronizing Signal

BURST FLAG Burst Signal (3.579545 MHz)

(5) Address Bus/Data Bus

A9~A15 Address bus signals from CPU

AB0~AB10 Address bus signals to VRAM and CRAM
DB0~DB7 Data bus signals from CPU, VRAM and CRAM


(6) Control Signal from CPU


R/W Read/Write Control Signal VMA Valid Memory Address Signal

(7) Refresh Address Generation

ABO to AB6 are required for the RAS-only refresh, but these signals are not available. It is, therefore, preferable to use a RAM with the refresh function built-in.

11.8. TTL ICs





12. Disassembly

Disassemble JR-2000 in the following manner with care not to damage the cabinet.

- 1) Place the JR-200U appliedown.
- 2) Remove 6 screens from the least care.
- 3) Remove the upper case from the latter case while pushing 2 points as indicated.

 Be careful not to describe and the case case to be keyboard and the main P.C.B.
- 4) Pull the LED out of the ware
- 5) Remove the specific form the specific removing 2 screws.
- 6) Clear six spurs, and severe the transfer from the upper case.
- 7) Remove nine screens factoring the distill case (5) and remove the shield case B.
- 8) Remove the connector from the power transformer to the main P.C.B., four screws fastening the power transformer and two screws fastening the noise filter, and remove the power supply assembly.



Fig. 1




Fig. 2

13. Exploded View




Fig. 1 Fig. 2

Accessories





Fig. 3

14. Troubleshooting


(1) Power Indicator Does Not Light Up

Can't SAVE or MSAVE (Cassette Player is OK.)


(2)




(3) Can't LOAD or MLOAD (Cassette Player is OK.)



(4) Remote Control of Cassette Player Won't Work




(5) No Display with RGB Video Terminal (RGB Monitor is OK.)




No Display with Composite Video Terminal (TV is OK.)


(9)





(10) Sound is Not Generated



(12) Can't Control with Joystick (Joystick is OK)








Replacement Parts List 1

Model: JR-200U

<u>₹</u>





Ref. No.	Part No.	Part Name & Descriptions	en iperonia		100 /00 .	- Homer Na
R16, 29	ERD25TJ472T	Resistor	1/4 W	4.7 k	9	
R14	ERD25TJ562T	Resistor	1/4 W	5.6 k	-	
R1-3, 6, 9-12, 15,	ERD25TJ103T	Resistor	1/4 W	10 k	=======================================	
R8	ERD25TJ473T	Resistor	1/4 W	47 k	-	
R39	ERD25TJ224T	Resistor	1/4 W	220 k	-	
R15	ERD2FCG680P	Fuse Resistor	1/4 W	68 ohm	-	
R13	ER012HJ151P	Fuse Resistor	1/2 W	150 ohm	-	
VR1	EVJEAAE03B14	Variable Resistor	10 k			
RA1	EXBP85103K	Resistor Array	10 k	× 2	-	
RA2	EXBP85331K	Resistor Array	330	X S	-	BI
C31	ECEA1HS2R2	Electrolytic Capacitor	50 V	2.2	-	Ol
C38	ECEA1HS471	Electrolytic Capacitor	50 V	470	-	g
C1, 35	ECEA1AS330	Electrolytic Capacitor	10 V	33	2	nı
C32.34.41	ECEA1AS101	Electrolytic Capacitor	10 V	100	3	tc
C33	ECEA1AS331	Electrolytic Capacitor	10 V	330		У
C36	ECEA1AS471	Electrolytic Capacitor	10 V	470	-	ou
C37	ECEA1AS102	Electrolytic Capacitor	10 V	1000	-	b
527	YLCQMS05103K	Polyester Capacitor	50 V	0.01 μ	-	У
C17	ECBT1H270JC	Ceramic Capacitor	50 V	27 P	1	VI
C22, 33	ECBT1H390K	Ceramic Capacitor	20 \	39 P	2	nta
C54-56	ECBT1H101KB	Ceramic Capacitor	20 N	100 P		aç
C11	ECBT1H151KB	Ceramic Capacitor	20 \	150 P	-	е
C44	ECBT1H391KB	Ceramic Capacitor	20 V	390 P	_	V
C16	ECCW1H221JC	Ceramic Capacitor	20 V	220 P	-)IC
C18	ECCW1H331JL	Ceramic Capacitor	20 N	330 P	-	S -
C28, 43	ECBT1H561KB	Ceramic Capacitor	20 \	560 P	2	· rp
C45-52	ECKF1H331KB	Ceramic Capacitor	20 V	1000 P	8	щ
623	ECKW1H103KB	Ceramic Capacitor	20 V	0.01 μ	-).//
C2-10,20,	ECBT1C223ND	Ceramic Capacitor	16 V	22000 P	22	/WW
22-50	FCRT1H221KB	Ceramic Capacitor	200	220 P	_	w.
200	ECV1ZW40X53T	Variable Capacitor		40 P	-	VII
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	FCV12W20X53T	Variable Capacitor		20 P	-	11
REC	YI BX45000600	RF Converter (American CH.)	n CH.)		-	39
aNC	VI 0.IS03096	Pin Jack (for Ext. Speaker)	(er)		-	ev
CNS	VI OP5001120N		50 P (for Expansion)	(uo	-	/01
CNG	YI OP1601120N		16 P (for Printer)		-	ts
CN1 2	YL00A2074561		9 P (for Joysticks)	(S	2	.C(
	YLORTCS4480		8 P (DIN Jack)		2	וזכ
, 6NO	VI OPWP3002	(F)	2 P (Power Supply)	(À)	-	1
6N2	YI ORWA5002	_	2 P (Power Supply)	(À)	-	
5NO	YI ORWT0502	Ë	r above)		2	
CN10	EMCS1252M	Connector 12 P (f	12 P (for RS232C Card)	Card)	-	
DB1	YLUDS2VB10				-	
FI 2	VI PENDSS310	Noise Filter			-	
1 3	VI PENXM9V	Low Pass Filter			-	
E 4 7	VI PENINSR271M	EMI Filter			4	
1 2	F1 0S470KB	Coil			2	
13,2	VI PCSR02025	Coil			-	
2	VI BCE1 011001					
=		3			_	



<u>ප</u>

04

47

olts - http://www.vintagevolts.com

Pcs/Set | Remarks

Part Name & Descriptions

Demonstration Cassette Tape
Antenna Plug
Warranty Card
Operating Instructions
Inner Styrol (R)
Inner Styrol (L)
Styrol Pad
Inner Pad
Inner Pad

Remarks Ref No Bree No	PK5	PK6 TJB-525000		PK9 YLMZC0116500	+																																						
Pcs/Set	-	-		-			- (7	-	-	-		-	- -	-	-	-	-	-	-	-	-	-	-	-	_	-	- -	2	2	2	7	- 4	5 0	4	2	2	22	4	4 0	70	20 0	7
Part Name & Descriptions	Shield Plate Ass'y (including feed through capacitors)	Keyboard P.W.B.	Speaker	POWER SUPPLY ASS'Y	Power Transformer (130 V)	Fuse 125 V 1 0 A	Fuse Holder	Solderless Terminal	Power Supply Cord	Power Switch	Noise Filter	HOUSING	Supply Panel	FCC Label	Caution Label	Lower Case Ass'y	Switch Label	I progress A miles	Keyboard Panel	Contact Rubber (1)	Contact Rubber (2)	Contact Rubber (3)	Contact Rubber (4)	Shield Sheet (for keyboard panel)	Back Panel	Chield Case (A) (Issues)	Shield Case (R) (upper)	Shield Case Sheet (lower)	Connector Cover	Connector Earth Plate	Hold Plate (for power transformer)	Speaker Bod (1)	Screw (for Cabinet)	Screw (for Main P.C.B. and Noise filter)	Screw (for Power Transformer)	Screw (for Back Panel)	Screw (for Speaker)	Screw (for Keyboard)	Screw (for Printer Connector & I/O Connector)	Screw (for Masking Panel)	Screw (for Shield Case)	Screw (for RF converter)	100 00000000000000000000000000000000000
Part No.	YLPS45B00100	YLPRK0010800	EAS5P13S		VI PTIT322	!	YLPHSN5053		YLBWR5956		YLPFNMC2020	,	YLLIA0077500	YLLIG0010700	YLLIG0010900	YLMC45B34200	Y 1H001800	Y MC45450300	YLMCG0056600	YLQTF0022500	YLQTF0022600	YLQTF0022700	YLQTF0020500	YLPSB0000400	Y LIMICGOODS/00	Y MCCOOO5700	YLMCC0005800	YLMCK0011000	YLMCM0035100	YLMBE0002700	VVN1015 A00EA	Y I XBOOGBOO	XTB3+10JFX	XTB3+8JFX	XTB4+20JFX	XYNZ6+C6FX	X I B3+6JFX	Y CP 26-10EV	XNG26H	XTM26+6HFZ	XYN26+C5FN	XSB+3FZ	
Ref. No.	E2	E3	SP		TF	SE	PS1	PS2	CORD		FL1		H1	H2	H3	14	E H	14	H8	H9	H10	H11	H12	H13	H15	H16	H17	H18	H19	H20	H22	H23	SC1	SC2	SC3	200	900	200	SCB	808			

	È	YLMC45A50300	Upper Case Ass'y
	Н8	YLMCG0056600	Keyboard Panel
	H9	YLQTF0022500	Contact Rubber (1)
8	H10	YLQTF0022600	Contact Rubber (2)
1	±11	YLQTF0022700	Contact Rubber (3)
	H12	YLQTF0020500	Contact Rubber (4)
	H13	YLPSB0000400	Shield Sheet (for keyboard panel
	H14	YLMCG0056700	Back Panel
	H15	YLMIM0008200	Masking Plate
	H16	YLMCC0005700	Shield Case (A) (lower)
	H17	YLMCC0005800	Shield Case (B) (upper)
	H18	YLMCK0011000	Shield Case Sheet (lower)
,	H19	YLMCM0035100	Connector Cover
	H20	YLMBE0002700	Connector Earth Plate
	H21	YLMUB0001900	Hold Plate (for power transforms
	H22	YVN101SA005A	Speaker Holder
•	H23	YLLXB0006800	Speaker Pad (1)
<u>.</u>	SC1	XTB3+10JFX	Screw (for Cabinet)
	SC2	XTB3+8JFX	Screw (for Main P.C.B. and Noise
_ 1	SC3	XTB4+20JFX	Screw (for Power Transformer)
	SC4	XYN26+C6FX	Screw (for Back Panel)
	SC5	XTB3+6JFX	Screw (for Speaker)
	SCG	YLLSA0003200	Screw (for Keyboard)
!	SC7	XSB26+10FX	Screw (for Printer Connector & I/
	SCB	XNG26H	Nut (for Printer Connector & I/O
_1	808	XTM26+6HFZ	Screw (for Masking Panel)
	SC10	XYNZ6+C5FN	Screw (for Shield Case)
	SC11	XSB+3FZ	Screw (for RF converter)
			PACKING & ACCESSORIES
	PK1	YLBWR492800	RF Cable (A)
<u>-1</u>	PK2	YLBWR492900	RF Cable (B)
<u> </u>	PK3	YLBWCAST	Audio Cassette Cable
_	PK4	YLSSJR200U	Antenna Selector